Errata for the book Verilog Designer's Library.

Thanks to Carl R. Martin and R. Rana for finding the following errata.
		assign z = a1 & ~a2;

		always @(posedge clk) begin
			a1 <= a;
			a2 <= a1;
		end